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Summary. In this paper we investigate some applications of Spiking Neural P Sys-
tems regarding their capability to solve some classical computer science problems. In
this respect it is studied the versatility of such systems to simulate a well known par-
allel computational model, namely the Boolean circuits. In addition, another notorious
application - the sorting - is considered within this framework.
1 Introduction
Spiking neural P systems (shortly called SN P systems) are a class of computing
models introduced in [9]. They are using ideas from neural computing, area cur-
rently under high investigation, with a focus on spiking neurons (see, e.g., [4], [12],
[13]).
The new models are based on the tissue-like and neural-like P systems structure
to which various features were added, and can be found on the website of the
Membrane Computing community ([21]). For an introduction in the area we refer
to [16], while for an up-to-date information regarding P systems one can consult
the above mentioned website.
In short, an SN P system consists of a set of neurons placed in the nodes of
a graph and sending signals (spikes) along synapses (edges of the graph), under
the control of firing rules. One also uses forgetting rules, which remove spikes from
neurons. Hence, the spikes are moved and created, destroyed, but never modified
(there is only one type of objects in the system).
A generalization of the original model was considered in [15], [3] where rules
of the form: E/ac → ap; d where introduced. The meaning is that when using
the rule, c spikes are consumed and p spikes are produced. Because p can be 0
or greater than 0, we obtain at the same time a generalization of both spiking
and forgetting rules. Different from the original model of SN P systems, in [10],
214 M. Ionescu, D. Sburlan
parallelism inside a neuron was introduced. By that we mean that when a rule
E/ac → a; d can be applied (the contents of a neuron is described by the regular
expression E), then we apply it as many times as possible in that neuron.
Based on the above features, we investigate their power to simulate boolean
gates and circuits. We also introduce here a modality to sort natural numbers
(given as number of spikes) with SN P systems in the initial version.
2 Prerequisites
In this section we first introduce the definition of SN P system which we will use
during our endeavor, altogether with some explanations on the exhaustive use of
the rules. Then, we recall (some) basic notions on boolean functions and circuits.
2.1 SN P systems
A spiking neural P system (in short, an SN P system), of degree m ≥ 1, is a
construct of the form
Π = (O, σ1, . . . , σm, syn, out),
where:
1. O = {a} is the singleton alphabet (a is called spike);
2. σ1, . . . , σm are neurons, of the form σi = (ni, Ri), 1 ≤ i ≤ m, where:
a) ni ≥ 0 is the initial number of spikes contained by the neuron;
b) Ri is a finite set of rules of the following two forms:
(1) E/ac → a; d, where E is a regular expression over O, c ≥ 1, and d ≥ 0;
(2) as → λ, for some s ≥ 1, with the restriction that as ∈ L(E) for no rule
E/ac → a; d of type (1) from Ri;
3. syn ⊆ {1, 2, . . . ,m}×{1, 2, . . . ,m} with (i, i) /∈ syn, for 1 ≤ i ≤ m (synapses);
4. out ∈ {1, 2, . . . ,m} indicates the output neuron.
The rules of type (1) are firing (also called spiking) rules, and the rules of type
(2) are called forgetting rules. The first ones are applied as follows: if the neuron
contains k spikes, ak ∈ L(E) and k ≥ c, then the rule E/ac → a; d can be applied,
and this means that c spikes are consumed, only k − c remain in the neuron, the
neuron is fired, and it produces one spike after d time units (a global clock is
assumed, marking the time for the whole system, hence the functioning of the
system is synchronized). If d = 0, then the spike is emitted immediately, if d = 1,
then the spike is emitted in the next step, and so on. In the case d ≥ 1, if the rule
is used in step t, then in steps t, t + 1, t + 2, . . . , t + d − 1 the neuron is closed,
and it cannot receive new spikes (if a neuron has a synapse to a closed neuron and
sends a spike along it, then the spike is lost). In step t+ d, the neuron spikes and
becomes again open, hence can receive spikes (which can be used in step t+d+1).
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A spike emitted by a neuron σi is replicated and goes to all neurons σj such that
(i, j) ∈ syn.
The forgetting rules, are applied as follows: if the neuron contains exactly s
spikes, then the rule as → λ can be used, and this means that all s spikes are
removed from the neuron.
In each time unit, in each neuron which can use a rule we have to use a rule,
either a firing or a forgetting one. Because two firing rules E1/ac1 → a; d1 and
E2/a
c2 → a; d2 can have L(E1) ∩ L(E2) 6= ∅, it is possible that two or more rules
can be applied in a neuron, and then one of them is chosen non-deterministically.
Note however that we cannot interchange a firing rule with a forgetting rule, as
all pairs of rules E/ac → a; d and as → λ have disjoint domains, in the sense that
as /∈ L(E).
The initial configuration of the system is described by the numbers
n1, n2, . . . , nm of spikes present in each neuron. Starting from the initial config-
uration and applying the rules, we can define transitions among configurations.
A transition between two configurations C1, C2 is denoted by C1 =⇒ C2. Any
sequence of transitions starting in the initial configuration is called a computation.
A computation halts if it reaches a configuration where all neurons are open and
no rule can be used.
With any computation, halting or not, we associate a spike train, a sequence
of digits 0 and 1, with 1 appearing in positions 1 ≤ t1 < t2 < . . . , indicating
the steps when the output neuron sends a spike out of the system (we also say
that the system itself spikes at that time). With any spike train containing at
least two spikes we associate a result, in the form of the number t2 − t1; we say
that this number is computed by Π. By definition, if the spike train contains
only one occurrence of 1, then we say that we have computed the number zero.
The set of all numbers computed in this way by Π is denoted by N2(Π) (the
subscript indicates that we only consider the distance between the first two spikes
of any computation). Then, by Spik2Pm(rulek, consq, forgr) we denote the family
of all sets N2(Π) computed as above by spiking neural P systems with at most
m ≥ 1 neurons, using at most k ≥ 1 rules in each neuron, with all spiking rules
E/ac → a; t having c ≤ q, and all forgetting rules as → λ having s ≤ r. When one
of the parameters m, k, q, r is not bounded, it is replaced with ∗.
In this paper, we use SN P systems of the form introduced above, but using
the rules in the exhaustive way. Namely if a rule E/ac → ap; d is associated with
a neuron σi which contains k spikes, then the rule is enabled (we also say fired) if
and only if ak ∈ L(E). Using the rule means the following. Assume that k = sc+r,
for some s ≥ 1 (this means that we must have k ≥ c) and 0 ≤ r < c (the remainder
of dividing k by c). Then sc spikes are consumed, r spikes remain in the neuron
σi, and sp spikes are produced and sent to the neurons σj such that (i, j) ∈ syn
(as usual, this means that the sp spikes are replicated and exactly sp spikes are
sent to each of the neurons σj). In the case of the output neuron, sp spikes are
also sent to the environment. Of course, if neuron σi has no synapse leaving from
it, then the produced spikes are lost.
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We stress two important features of this models. First, it is important to note
that only one rule is chosen and applied, the remaining spikes cannot evolve by
another rule. For instance, even if a rule a(aa)∗/a→ a; 0 exists, it cannot be used
for the spike remaining unused after applying the rule a(aa)∗/a2 → a; 0. Second,
is that the covering of the neuron is checked only for enabling the rule, not step by
step during its application. For instance, the rule a5/a2 → a; 0 has the same effect
as a(aa)∗/a2 → a; 0 in the case of a neuron containing exactly 5 spikes: the rule is
enabled, 4 spikes are consumed, 2 are produced; both applications of the rule are
concomitant, not one after the other, hence all of them have the same enabling
circumstances.
If several rules of a neuron are enabled at the same time, one of them is non-
deterministically chosen and applied. The computations proceed as in the SN P
systems with usual rules, and a spike train is associated with each computation
by writing 0 for a step when no spike exits the system and 1 within a step when
one or more spikes exit the system. Then, a number is associated – and said to be
generated/computed by the respective computation – with a spike train containing
at least two occurrences of the digit 1, in the form of the steps elapsed between the
first two occurrences of 1 in the spike train. Number 0 is computed by computations
whose spike trains contain only one occurrence of 1.
2.2 Boolean Functions and Circuits
An n-ary Boolean function is a function f{true, false}n 7→ {true, false}. ¬ (nega-
tion) is a unary Boolean function (the other unary functions are: constant func-
tions and identity function). We say that Boolean expression ϕ with variables
x1, . . . , xn expresses the n-ary Boolean function f if, for any n-tuple of truth val-
ues t = (t1, · · · , tn), f(t) is true if T  ϕ, and f(t) is false if T 2 ϕ, where T (x) = ti
for i = 1, . . . , n.
There are three primary boolean functions that are widely used: The NOT
function - this is a just a negation; the output is the opposite of the input. The
NOT function takes only one input, so it is called a unary function or operator.
The output is true when the input is false, and vice-versa. The AND function - the
output of an AND function is true only if its first input and its second input and
its third input (etc.) are all true. The OR function - the output of an OR function
is true if the first input is true or the second input is true or the third input is true
(again, etc.). Both AND and OR can have any number of inputs, with a minimum
of two.
Any n-ary Boolean function f can be expressed as a Boolean expression ϕf
involving variables x1, . . . , xn.
There is a potentially more economical way that expressions for representing
Boolean functions–namely Boolean circuits. A Boolean circuit is a graph C =
(V,E), where the nodes in V = {1, . . . , n} are called the gates of C. Graph C has
a rather special structure. First, there are no cycles in the graph, so we can assume
that all edges are of the form (i, j), where i < j. All nodes in the graph have the
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“in-degree” (number of incoming edges) equal to 0, 1, or 2. Also, each gate i ∈ V
has a sort s(i) associated with it, where s(i) ∈ {true, false,∨,∧,¬}∪{x1, x2, . . . }.
If s(i) ∈ {true, false} ∪ {x1, x2, . . . }, then the in degree of i is 0, that is, i must
have no incoming edges. Gates with no incoming edges are called the inputs of
C. If s(i) = ¬, then i has “in-degree” one. If s(i) ∈ {∨,∧}, then the in degree of
i must be two. Finally, node n (the largest numbered gate in the circuit, which
necessarily has no outgoing edges) is called the output gate of the circuit.
This concludes our definition of the syntax of circuits. The semantics of circuits
specifies a truth value for each appropriate truth assignment. We let X(C) be the
set of all Boolean variables that appear in the circuit C (that is, X(C) = {x ∈ X |
s(i) = x for some gate i of C}). We say that a truth assignment T is appropriate
for C if it is defined for all variables in X(C). Given such a T , the truth value
of gate i ∈ V , T (i), is defined, by induction on i, as follows: If s(i) = true then
T (i) = true, and similarly if s(i) = false. If s(i) ∈ X, then T (i) = T (s(i)). If now
s(i) = ¬, there is a unique gate j < i such that (j, i) ∈ E. By induction, we know
T (j), and then T (i) is true if T (j) = false, and vice-versa. If s(i) = ∨, then there
are two edges (j, i) and (j′, i) entering i. T (i) is then true if only if at least one
of T (j), T (j′) is true. If s(i) = ∧, then T (i) is true if only if both T (j) and T (j′)
are true, where (j, i) and (j′, i) are the incoming edges. Finally, the value of the
circuit, T (C), is T (n), where n is the output gate.
3 Simulating Logical Gates and Circuits
In this section we show how SNP systems can simulate logical gates. We consider
that input is given in one neuron while the output will be collected from the output
neuron of the system. Boolean value 1 is encoded in the spiking system by two
spikes, hence a2, while 0 is encoded as one spike.
We collect the result as follows. If the output neuron fires two neurons in the
second step of the computation, then the boolean calculus computed by the system
is 1. If it fires only one spike, then the result is 0.
3.1 Simulating Logical Gates
Lemma 1. Boolean AND gate can be simulated by SN P systems using two neu-
rons and no delay on the rules, in two steps.
Proof. We construct the SNP system
ΠAND = ({a}, σ1, σ2, {(1, 2)}, 2),
where:
• σ1 = (0, {a→ a; 0}),
• σ2 = (0, {a2 → a; 0, a3 → a; 0, a4/a2 → a; 0}),
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The system is given in its initial configuration in Figure 1 (a.). This gives us
the opportunity to introduce the way we graphically represent a SN P system:
as a directed graph, with the neurons as nodes and the synapses indicated by
arrows. Each neuron has inside its specific rules and the spikes present in the
initial configuration.
The functioning of the system is rather simple. Suppose in neuron 1 we intro-
duce three spikes. This means we compute the logical AND between 1 and 0 (or
0 and 1). Neuron 1 fires and, in the same time, all three spikes are sent to the
output neuron. In the second step of the computation, the output neuron uses rule
a3 → a; 0 and the correct result (in this case 0) is sent to the environment.
If 4 spikes are introduced in neuron 1 (the case 11), in the second step of the
computation the output neuron will fire using the rule a4/a2 → a; 0, and will send
two spikes in the environment. The system with the input 00 behaves similarly to
the 01 or 10 cases. We have shown how the system we have constructed gives the
right answer in two computational steps and gets back to its initial configuration























a2 → a; 0
a3 → a; 0
a4/a2 → a; 0
a2 → a; 0
a3 → a2; 0
a4/a2 → a; 0
a→ a; 0 a→ a; 0
a. b.
Figure 1. SN P systems simulating AND (a.) and OR (b.) gates
We want to emphasize here that no “extended” rule was used. Of course, a rule
a4 → a2 can substitute, with the same effect, the rule we have preferred above
(namely a4/a2 → a; 0) but, in simulating boolean gates, we have tried to minimize
the use of such rules. An extended rule is used only once in simulating Boolean
gates, more precisely in the simulation of OR gate.
If in the system above, in the output neuron, we change only the rule a3 → a; 0
(with the rule a3 → a2; 0) we obtain the OR gate.
Lemma 2. Boolean OR gate can be simulated by SN P systems using two neurons
and no delay on the rules, in two steps.
Proof. In order to simulate OR gate we construct a similar system to the one
above. Hence,
Several Applications of Spiking Neural P Systems 219
ΠOR = ({a}, σ1, σ2, {(1, 2)}, 2),
with:
• σ1 = (0, {a→ a; 0}),
• σ2 = (0, {a2 → a; 0, a3 → a2; 0, a4/a2 → a; 0}).
The system works in the same manner as described above. The difference is when
the output neuron receives three spikes in the first step of the computation. In the
second step it does not fire only one, but two (hence the output 1), thus giving
the right answer for the input 01 (or 10).
We now pass to the simulation of logical gate NOT.
Lemma 3. Boolean NOT gate can be simulated by SNP systems using eight neu-
rons, no delay on the rules, in two steps.
Proof. We first want to stress that in simulating this gate we did not use any
extended rules. The case when such rules are used is left to the reader.
Let us construct the following SN P system:
ΠNOT = ({a}, σ1, σ2, · · · , σ8, syn, 2),
and:
• σ1 = (0, {a→ a; 0}),
• σ2 = (a3, {a4/a2 → a; 0, a5 → a; 0}),
• σ3 = σ4 = σ5 = (0, {a/a→ a; 0, a2/a2 → λ}),
• σ6 = σ7 = σ8 = (0, {a2/a2 → a; 0, a/a→ λ}),
• syn = {(1, 2), (2, 3), (3, 2), (2, 4), (4, 2), (2, 5), (5, 2), (2, 6), (6, 2),
(2, 7), (7, 2), (2, 8), (8, 2)}.
Let us emphasize that in order to simulate boolean gate NOT, in the initial con-
figuration, neuron 2 contains 3 spikes, which, once used to correctly simulate the
gate, have to be present again in the neuron such that the system returns to its
initial configuration. This is done with the help of 3 neurons (3, 4, and 5 if the re-
sult of the gate is 1, and 6, 7, and 8 otherwise) which in step 3 of the computation
refill neuron 2 with 3 spikes.
If the input in the boolean gate is 1, then 2 spikes are placed in neuron 1
which will be sent to neuron 2 in one computational step (applying the rule a →
a; 0). There, the rule a5 → a; 0 is used and the system expels one spike to the
environment, corresponding to 0. In the same time one spike is also sent to the
neurons 3, 4, 5, 6, 7, and 8. Neurons 3, 4, and 5 will send it to neuron 2 (which
regains its initial 3 spikes) while neurons 6, 7, and 8 are deleting it.
If only one spike is given in neuron one (hence the input 0), it is sent imme-
diately to neuron 2. Here, at the end of the first computational step there will
be 4 spikes which will be consumed (and sent to the environment) in the second
step of the computation when the rule a4/a2 → a; 0 is used twice. The two spikes
220 M. Ionescu, D. Sburlan
(representing the result 1 for the input 0) are also sent to neurons 3, 4, 5, 6, 7,
and 8. This time the spikes are used by neurons 6, 7, and 8 which are sending one









































a4/a2 → a; 0







a2/a2 → a; 0
a/a→ λ
a2/a2 → a; 0
a/a→ λ










Figure 2. SN P systems simulating NOT gate
After showing how SN P systems can simulate logical gates, we pass to the
simulation of circuits.
3.2 Simulating Circuits
Next, we are presenting an example of how to construct a SN P system to simulate
a Boolean circuit designed to evaluate a Boolean function. Of course, in our goal
we are using the systems ΠAND, ΠOR, and ΠNOT constructed before, to which
we add extra neurons to synchronize the system for a correct output.
We start with the same example considered in [1] and [11] and we have the
function f : {0, 1}4 → {0, 1} given by the formula
f(x1, x2, x3, x4) = (x1 ∧ x2) ∨ ¬(x3 ∧ x4).
The circuit corresponding to the above formula is depicted in Figure 3, and in
Figure 4 we have depicted the spiking system assigned to it.
In order for the system that simulates the circuit to output the correct result
it is necessary for each sub-system (that simulates the gates AND, OR, and NOT)
to receive the input from the above gate(s) at the same time. To this aim, we have
to add (pairs of) synchronization neurons, initially empty with a single rule inside
(a → a; 0). Note that in Figure 4. we have added such a pair of neurons in order
for the output of the first AND gate to enter gate OR at the same time with the
output of NOT gate (at the end of the fourth step of the computation).
Having the overall image of the functioning of the system, let us give some
more details on the simulation of the above formula. For that we construct the SN
P system










formed by the sub-SN P systems for each gate, and we obtain the unique result as
follows:
1. for every gate of the circuit with inputs from the input gates we have a SN P
system to simulate it. The input is given in neuron labeled 1 of each gate;
2. for each gate which has at least one input coming as an output of a previous
gate we construct a SN P system to simulate it by ”constructing“ a synapse
between the output neuron of the gate from which the signal (spike) comes and
the input neuron of the system that simulates the new gate.
Note that if synchronization is needed the new synapse is constructed from the
output neuron of the output gate to the first neuron in the (pair of) neurons
used for synchronization and from here another synapse is constructed to the
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Figure 3. Boolean Circuit
For the above formula and the circuit depicted in Figure 3 we will have:
– Π(1)AND computes the first AND1 gate (x1 ∧ x2) with inputs x1 and x2.
– Π(2)AND computes the second AND2 gate (x3 ∧x4) with inputs x3 and x4; these
two P systems, Π(1)AND and Π
(2)
AND, act in parallel.
– Π(3)NOT computes NOT gate ¬(x3 ∧ x4) with input (x3 ∧ x4). While Π(3)NOT
is working, the output value of the first AND1 gate passes through the two
synchronization neurons.
– The input enters in the first neuron of OR gate, and SN P system Π(4)OR com-
pletes its task. The result of the computation for OR gate (which is the result
of the global P system), is sent into the environment of the whole system.
222 M. Ionescu, D. Sburlan
Based on the previous explanations the following result holds:
Theorem 1. Every Boolean circuit α, whose underlying graph structure is a rooted
tree, can be simulated by a SN P system, Πα, in linear time. Πα is constructed from
SN P systems of type ΠAND, ΠOR and ΠNOT , by reproducing in the architecture
of the neural structure, the structure of the tree associated to the circuit.
4 A Sorting Algorithm
We pass now to a different problem SN P systems can solve, namely to sort n
natural numbers, this time not using the rules in the exhaustive way, but as in the
original definition of such systems.
We first exemplify our sorting procedure through an example. Let us presume
we want to sort the natural numbers 1, 3, and 2, given in this order. For that we
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a∗/a→ a; 0 a∗/a→ a; 0 a∗/a→ a; 0
a3 → a; 0
a2 → λ
a→ λ






Figure 4. Sorting three natural numbers
We encode natural numbers in the number of spikes (1 – one spike, 3 – three
spikes, 2 – two spikes) which we input in the first line of the system (hence in
the neurons labeled i1, i2, an i3). It can be noticed that the neurons in the first
layer of the structure are having the same rule inside (a∗/a→ a; 0) and outgoing
synapses to all the neurons in the second layer of the structure (the ones denoted
s1, s2, and s3). Neuron labeled s1 has outgoing synapses with all neurons in the
third layer of the system, only one spiking rule inside (a3 → a; 0, where 3 is the
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number of numbers that have to be sorted), and two deletion rules (a2 → λ, and
a→ λ). For the other neurons in the second layer, the exponent of the firing rule
decreases one by one as well as the synapses with the neurons from the third layer
of the system.
In the initial configuration of the system we have one spike in neuron i1, three
spikes in neuron i2 and 2 spikes in neuron i3. In the first step of the computation,
one spike from each neuron is consumed and sent to neurons from the second layer
of the system. Each of them receives the same number of spikes, namely 3.
In the second step of the computation, neuron labeled s1 consumes all three
spikes previously received and fires to neurons o1, o2 and o3. Hence, each neuron
from the output layer has one spike inside. The other neurons from the second
layer delete the three spikes they have received. In the same time neurons i2 and
i3 fire again sending 2 spikes (one each) to all neurons from the second layer.
In the third step of the computation, neuron s2 fires only to neurons o2 and
o3 (so, they will have one more spike inside, hence 2, while o1 remains with only
one spike), the other spikes from neurons s1 and s3 being deleted. In the same
time neuron i2 refills the neurons in the second layer of the system with one spike,
which will be consumed in the forth step of the computation by neuron s3 and
sent to the output neuron o3.
So, in the last step of the computation there are: 1 spike in the neuron o1, 2
spikes in the neuron o2, and 3 spikes in the neuron o3.































a∗/a→ a; 0 a∗/a→ a; 0
an → a; 0
ai → λ,
where 1 ≤ i ≤ n − 1
an−1 → a; 0
aj → λ
with 1 ≤ j ≤ n



























Figure 5. Sorting n natural numbers
The functioning of the system is similar with the one described in the above
example, and consequently we have the following result.
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Theorem 2. SN P systems can sort a vector of natural numbers where each num-
ber is given as number of spikes introduced in the neural structure.
Based on the above construction, the time complexity (measured as usually as
the number of configurations reached during the computation) is O(n). Although
the time complexity is better than the ”classical”, sequential algorithm, in this
case one can notice that the construction presented depends on the magnitude of
the numbers to be sorted.
5 Final Remarks
Spiking neural P systems are a versatile formal model of computation that can be
used for designing efficient parallel algorithms for solving known computer science
problems. Here we firstly studied the ability of SN P systems to efficiently simulate
Boolean circuits since, apart for being a well known computational model, there
exists many ”fast” algorithms solving various problems. In addition, this simu-
lation, enriched with some ”memory modules” (given in the form of some SN P
sub-systems), may constitute an alternative proof of the computational complete-
ness of the model.
Another issue studied here regards the sorting of a vector of natural numbers
using SN P systems. In this case, due to its parallel features, the obtained time
complexity for the proposed algorithm overcome the classical sequential ones.
Several open problems arose during our research. For instance, in case of
Boolean circuits the simulation is done for such circuits whose underlying graphs
have rooted tree structures, therefore a constraint that need further investigations.
In what regards the sorting algorithm, the presented construction depends on
the magnitude of the numbers to be sorted. We conjecture that this inconvenient
might be eliminated. Also, we conjecture that further improvements concerning
time complexity can be made.
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